csbu-OS
发表于|更新于|notes
|浏览量:
文章作者: HaoIne
版权声明: 本博客所有文章除特别声明外，均采用 CC BY-NC-SA 4.0 许可协议。转载请注明来源 HaoIne！
相关推荐
2025-09-22
csbu-binary-2
Types RepresentationStandard TypesC99 realizes that all these rules, sizes and portability concerns can be come very confusing very quickly, as the type names come much more and more. To help, it provides a series of special types which can specify the exact properties of a variable. These are defined in <stdint.h> and have the form qtypes_t where q is a qualifier, type is the base type, s is the width in bits and _t is an extension so you know you are using the C99 defined types. For...
2025-09-21
csbu-binary
Bits and Bytesbit stand for binary digit, and one byte is an 8-bit group. ASCIIASCII stands for American Standard Code for Information Interchange. This is a 7-bit code, meaning there are 2^7 or 128 available codes. It’s composed of two part, printable character and unprintable character. ParityIn ASCII, we use 7 bits, and there is one bit unused, just for Parity. Parity is a simple error-detection method used in digital communication and storage.We add one extra bit (called the parity bit)...
2025-09-21
csbu
Now it’s 2024-9-21, I’ve been reading the book Computer Science from the Bottom Up I’m reading this book with destinations below: To learn the base of computer architecture and composing, operating system and assembly. To improve my English reading ability. And of course, as the first English book I’m reading, this task could be tricky, and the experience may be painful. I would be struggling with those tricky words, complex terms and long sentences. So, as the start, completely...
2025-09-26
csbu-Architecture-Peripherals-and-Buses
Peripherals are any of the many external devices that connect to the the computer. The communication channel between the processor an the peripherals is called a bus InterruptsAn interrupt allows the device to literally interrupt the processor to flag some information. Devices are generally connected to an programmable interrupt controller (PIC), a separate chip that is part of the mother board which buffers and communicate interrupt information to the main processor. Saving stateOperating...
2025-09-25
csbu-Architecture-Memory
Memory HierarchyThere is a rule in the memory world that, the faster you could read and write on it, the smaller its volume for data would be. Cache in depthThe cache is made up of small chunks of mirrored main memory. The size of these chunks is called the line size, and is typically something like 32 or 64 bytes. So the size of a cache is a multiple of a cache line. When the processor write data in the cache, it is not instantly wrote into main memory, but suspended. And this kind of cache...
2025-09-26
csbu-Architecture-Small-to-big-systems
Symmetric-Multi-ProcessingSymmetric-Multi-Processing (SMP) is currently the most common configuration for including multiple CPUs in a single system.